In a self-test environment signature analysis is used to compact the test responses. In large circuits the test execution is divided into a number of subtasks each producing a signature in a selftest register. Aliasing occurs, if a faulty response sequence leads to a correct signature in a signature register. Aliasing probabilities for single signature registers are widely investigated.
INTRODUCTION
With increasing circuit complexity, self-test using pseudorandom or (pseudo-)exhaustive test patterns is receiving more and more attention and its importance is still growing due to its well-known advantages [12] . One or more test pattern generators (TPGs), e.g. linear feedback shift registers (LFSRs), produce patterns that are applied to the inputs of the circuit under test (CUT). The test responses of the CUT are fed to a multiple input signature register (MISR) and compressed into a signature (see figure 1) . By comparing the signature obtained for the faultfree circuit, it is decided if the tested circuit is faulty. However, even false test responses may result in the correct signature. This is called error masking or aliasing.
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Fieure 1: General test configuration (one test unit)
Larger and more complicated circuits cannot be dealt with in this manner, but they can be made self-testable using multi-mode self-test registers (STRs) like the well-known BILBO (built-in logic block observer [8] ) or GURT (generator of unequiprobable random tests [ 161) . In the test mode STRs generate patterns or perform signature analysis. By an appropriate placement of these STRs the circuit is subdivided into segments that are completely bounded by STRs as in figure 1. These segments are called test units. Each test unit contains exactly one STR, that is configured as an MISR when the segment is tested, and a set of STRs that generate test patterns for all the inputs of this segment. A test unit can be tested independently from the rest of the circuit. Thus the test of the whole circuit (global test) consists of processing all the test units. But up to now investigations of the aliasing probability in signature analysis only deal with a single signature register, as it is used within one single test unit (see [SI, [41, 171, 1133, [141, and others).
To reduce the time required for the global test one tries to process as many test units in parallel as possible. The problem of test scheduling is to organize the execution of all the single test units so that the available resources are optimally utilized.
Scheduling algorithms are presented in e.g. [2] . In order to obtain a completely self-testable circuit, the test schedule must be implemented by a test control unit. It is a common practice to read out the contents of the STRs and evaluate the signature, Paper 26.2 544 every time the test of a test unit has been completed. This usually implies that all STRs must be integrated into a scan path.
In addition, the task of the test control unit becomes quite complex.
In this paper we discuss some conditions for the test registers and the test schedule, which allow the contents of the STRs to be read out just once, when the global test is completed. Furthermore, it is shown that only the signatures in a subset of all STRs have to be evaluated, in order to get sufficient fault coverage and a low fault masking probability. This yields important advantages:
Shorter scan path (only a subset of the set of STRs is integrated into the scan path) Fewer signatures to evaluate Simple test control All three points contribute to a significant reduction of the additional hardware needed for a built-in self-test.
To achieve these results, we analyse the effects that a faulty signature, occunng at some time during the test, can have in the further course of the test execution. In particular, we investigate how faulty signatures are propagated through a circuit. We present a method for computing the probabilities of faulty signatures in the STRs in these situations. We assume that each test unit is pracessed exactly once (without interruption). Then each STR is used as an MISR just once in the test schedule. This restriction eases clarity of presentation and the extension to the general case is straightforward.
In section 2, we analyse what effects a faulty signature can have during test execution. Section 3 establishes a formalization of the problem by means of a system of boolean equations. There is a unique solution for this system of equations and a method for computing the probabilities of faulty signatures is presented in section 4. Section 5 extends these ideas to the computation of fault coverage and the selection of a minimal set of STRs whose signatures have to be evaluated. Section 6 demonstrates the method with an example and some simulation results that confirm the computed values. In section 7, some extensions of the presented method and subjects of further research are briefly discussed. The paper concludes with a summary in section 8.
PROPAGATION OF FAULTY SIGNATURES
Generally an LFSR with primitive feedback polynomial is used as signature register. With increasing test length the aliasing probability asymptotically converges to the value 2-k, where k is the length of the LFSR that is used as signature register [14] .
The authors of that paper assume that consecutive bit errors (differences from the fault-free case) at the inputs of the signature register are statistically independent. However, dependences may exist between the bit errors, simul*meously occuring at different inputs of the signature register. This result is valid not only for LFSRs, but also for cellular automata with linear state transition functions.
If a fault is detectable by the generated pattern sequences, in at least one test unit a bit e m r will occur at the inputs of the signature register. Without aliasing, a faulty signature will be produced in this signature register. Let us assume that this STR is not initialized again. If the STR with i n c o m t contents is used in one of the following test units to generate a test pattem sequence, this sequence will not be the same as the sequence produced with the correct starting value. In this case the STR will retain a faulty signature and with a high probability (see section 4) the new pattem sequence will cause a faulty signature in the signature register of the second test unit, too. In this way faulty signatures may propagate through the circuit. a faulty signature will be in S1 after processing the first test unit (test of CLBI), and after the second test unit (test of CLB2, using S1 and S4 as test pattem generators) a faulty signature will be in S2. too, although there is no fault in CLB2. In the subsequent sections we make the following assumptions: The conditions b) and c) ensure that the generated patterns do not depend on the circuit function and are pseudo-random or pseudo-exhaustive.
After the processing of a test unit an STR is in one of two different states:
State "0:
The contents of the STR correspond to that of the fault-free case.
The contents of the STR differ from that of the fault-free case, i.e. the STR contains a faulty signature.
The state of an STR operating in TPG-mode will remain unchanged. A correct/false starting value will always lead to a correct/false final value (last pattern of the generated pattern sequence). This is true for all self-test registers based on LFSRs and cellular automata with linear state transition functions.
However, when an STR is operating as a signature register, its state may change if the processed test unit contains a detectable fault or at least one of the involved pattem generating STRs has got an incorrect starting value and consequently produces a different pattern sequence. Due to conditions d) and e), the state of the STR does not change any more afterwards. Thus the probability for error masking is the same if the signature is read immediately after the signature analysis phase and after the completion of the global test, respectively.
MODELING AND FORMAL REPRESENTATION
In this section the generation and propagation of faulty signatures (incorrect STR-contents) during test execution is modeled by means of a graph. Then a method is presented for generating a system of boolean equations to describe the conditions for the occurrence of faulty signatures. We are using the following notations:
Test units: The signature graph G is formally described by:
We clarify this definition by using the matrix multiplication circuit of figure 3 as an example [5] . The circuit contains combinational logic blocks (CLB), pipeline-structured sequential logic blocks, and self-test registers (Si). figure 3 is located in the set of test units UF = (ul. u2, u3).
The circuit structure of figure 3 . the test schedule of table 1, and the marked fault F, lead to a signature graph as shown in figure 4.
Signature graph G for the multiplication circuit of figure3
The signature graph can be automatically constructed by the algorithm of appendix A. This algorithm guarantees that the signature graph does not contain any cycles.
System of boolean equations
Each 
. COMPUTING THE PROBABILITIES OF FAULTY SIGNATURES
To determine the probability that a fault F causes a faulty signature in a STR Si during the the global test, we have to compute the probability that the boolean variable bi in the system of boolean equations gets the value 1. We assume that the test length for each test unit is long enough for the transient part of the aliasing probability to die down so that the steady state value of 24 for the aliasing probability is sufficiently exact [14] . The calculations of [7] and the simulation results of [ 131 and [ 141 show that the aliasing probability converges fast to its steady state when a LFSR with primitive feedback polynomial is used.
In general this condition holds as the test lengths increase with the reciprocal of the lowest detection probabilities ( [ll] , C171).
The system of boolean equations is transformed into a system of arithmetic equations by using the following substitutions:
probability of detecting the fault F at the inputs of signature register Si, while test unit ui is processed (e.g. estimated by PROTEST 1151) p(ci=l) = 1 -2-ki pi = P(bi=l): probability of a faulty signature in STR Si, after test unit Ui has been processed In [ 101 a method for creating the system of arithmetic equations was proposed and in [l] an operator Q was introduced as an abbreviation. The operator 0 takes into account the dependences among events.
Using these notations, the boolean operators are also substituted:
MTPG (vi) := {g I (vg, vi) E E 1 = {gl, gz. ..., grl.
Let be equations (1) are
Then the arithmetic equations corresponding to the boolean
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The solution of this system of arithmetic equations can now be determined by a procedure for computing signal probabilities as described in e.g. [lo] , 1151, [l] . Since the signature graph does not contain any cycles, and the signal probabilities of all inputs are known, each variable can be expressed as a sum of products containing only known quantities. So the solution is unique. Hence the size of the problem is quite small, and an exact computation is feasible.
. SELECTING AN OPTIMAL SET OF SIGNATURES
In sections 3 and 4 a method was shown for computing the probability that a single fault F leads to a faulty signature in a specific STR. In order to determine the probability that a single fault leads to at least one faulty signature in a set S of STRs.
a new equation
where
is added to the system of boolean equations, and the probability pF detected = P(b, detected = 1) is computed using the procedure of appendix B.
---r Fault coverage can be defined as the average probability for detecting a fault [9] . Usually error masking is ignored when the fault coverage of a self-test procedure is computed. In order to determine the fault coverage with respect to error masking, the probabilities pF detected for all faults of the circuit are needed. 
RESULTS
The analysis of error masking probabilities will be demonstrated using the example of figure 3. According to section 3.2 we get the following system of boolean equations:
With the probabilities of faulty signams Using the additional equation (3). we can compute the probabilities for a faulty signature in at least one STR of a set of STRs.
In STRs contained faulty signatures.
There is no significant difference between the precomputed values and the actually obtained frequency. For several other circuits, especially with complicated reconvergent paths in the graph G, the computed probabilities for faulty signatures were also validated by simulation. Table 2 Frequency ( lo7 simulation runs) and probabilities of faulty signatures
Set of
The results for the multiplication circuit show some remarkable points. Although the fault F is not located in test unit us, e m r masking in STR Ss is almost the same as error masking in Si.
As a consequence one has the choice to either evaluate the signature of SI or Ss. When all potential fault locations in the multiplication circuit are examined in the same way as above (using the same test schedule), it can be shown that it is sufficient to evaluate the signatures in S3. S4, and S5 at the end of the global test. The decrease of the expected fault coverage due to ignoring the signatures in SI and S2 is less than 10-5. The circuit of figure 5 is a more difficult problem for the analysis of error masking, since it contains nested cycles and reconvergent paths. All STRs are 16 bit registers. Table 3 lists the test units, and figure 6 shows the signature graph for the fault F.
primary inputs Again, if all potential fault locations are considered, it is sufficient to evaluate only the signatures in a small subset of STRs, namely in S8, Sio, and S11. The length of the microcode for the control unit is reduced from 29 to 13 words, and the number of words in the constant data ROM from 9 to 5 words. f vlo '8 v11 Signature graph G for the circuit of figure 5 and fault F
EXTENSIONS AND FURTHER RESEARCH
Looking back at the conditions a) to e) in section 2, the restrictions b) and c) are essential for all self-test strategies using pseudo-random or pseudo-exhaustive patterns. The conditions a) and d) can be dropped, if the signature graph is slightly modified. STRs that are not initialized correctly are handled like faults at the inputs and outputs of the combinational parts under test, respectively. Initializing an STR at some time during test execution means that this STR is forced into the correct state. This is modeled by deleting all edges in the signature graph that stan from the node corresponding to the initialized STR and lead to nodes corresponding to STRs that are used as signature registers after that time.
Even condition e) can be dropped. STRs that are repeatedly scheduled for signature analysis are represented in the signature graph by one node for each signature analysis phase. These nodes are connected by edges. This makes the equations (1). (2) . and (3) more complex. But the procedure of appendix B still gives a unique solution.
In this paper we used the steady state aliasing probabilities. These are very good estimates for the random and (pseudo-) exhaustive case. But deterministic test lengths are shorter and then the aliasing probabilities can differ from the steady state.
For this reason our approach is not generally applicable to deterministic test strategies. The situation when the steady state is not reached is a subject of further research. Another interesting point not considered so far, is the influence of correlated consecutive bit errors, as they are caused by faulty sequential circuits.
On the other hand, the presented method gives a new optimization objective for test scheduling. The test schedule should minimize the number of signatures which must be evaluated. An obvious heuristic for this goal is a schedule, where the order of the test units ui corresponds to the data flow. An exact formulation and solution for this problem is currently under research.
CONCLUSIONS
The effects of faulty signatures oocuring at some time during test execution have been analysed. The generation and the propagation of faulty signatures have been modeled by means of a graph and a system of equations. To determine the probability that a fault leads to at least one faulty signature in a set of STRs, a method has been presented that gives an exact solution. This is the basic instrument to compute the fault coverage with respect to the global test and also to determine a minimal set of STRs whose signatures have to be evaluated after the completion of the global test. The presented method has been demonstrated with an example and validated by simulation.
The benefits of this approach are threefold: fewer signatures have to be evaluated, the number of self-test registers to be integrated into the scan path is smaller, and the test control unit is simplified. In consequence the amount of hardware required for a built-in self-test is substantially reduced. 
4)
Process all the equations in reversed order (beginning with the last equation) and step by step substitute all variables pi with ic MR. The substitutions are done in the same way as in 3).
